CAEN will repair or replace any product within the guarantee period if the Guarantor declares that the product is defective due to workmanship or materials and has not been caused by mishandling, negligence on behalf of the User, accident or any abnormal conditions or operations.

CAEN declines all responsibility for damages or injuries caused by an improper use of the Modules due to negligence on behalf of the User. It is strongly recommended to read thoroughly the CAEN User's Manual before any kind of operation.

CAEN reserves the right to change partially or entirely the contents of this Manual at any time and without giving any notice.
TABLE OF CONTENTS

1. GENERAL DESCRIPTION ............................................................................................................ 5
   1.1. FUNCTIONAL DESCRIPTION .................................................................................................................. 5
   1.2. BLOCK DIAGRAM ............................................................................................................................... 7
   1.3. TECHNICAL SPECIFICATION TABLE .................................................................................................. 8

2. TECHNICAL SPECIFICATIONS ....................................................................................................... 9
   2.1. PACKAGING ........................................................................................................................................ 9
   2.2. POWER REQUIREMENTS ......................................................................................................................... 9
   2.3. FRONT PANEL ....................................................................................................................................... 10
   2.4. EXTERNAL CONNECTORS ..................................................................................................................... 11
       2.4.1. INPUT connectors .............................................................................................................................. 11
       2.4.2. OUTPUT connectors ......................................................................................................................... 11
   2.5. OTHER COMPONENTS .......................................................................................................................... 12
       2.5.1. Displays .......................................................................................................................................... 12
       2.5.2. Switches ......................................................................................................................................... 12
       2.5.3. Jumpers ......................................................................................................................................... 12

3. VME INTERFACE ................................................................................................................................ 15
   3.1. ADDRESSING CAPABILITY .................................................................................................................. 15
   3.2. GEOGRAPHICAL ADDRESS ................................................................................................................ 16
   3.3. DISCRIMINATOR THRESHOLD ............................................................................................................. 16
   3.4. PATTERN OF INHIBIT ......................................................................................................................... 16
   3.5. OUTPUT WIDTH CH. 0 TO 7 .................................................................................................................... 16
   3.6. OUTPUT WIDTH CH. 8 TO 15 .................................................................................................................. 16
   3.7. MAJORITY THRESHOLD .......................................................................................................................... 17
   3.8. TEST PULSE ......................................................................................................................................... 17
   3.9. MODULE IDENTIFIER WORDS .......................................................................................................... 17

4. PRINCIPLES OF OPERATION ........................................................................................................ 18
   4.1. POWER ON / RESET STATUS .............................................................................................................. 18
   4.2. ENABLING/DISABLING THE CHANNELS ............................................................................................ 18
   4.3. ENABLING/DISABLING THE CHANNELS ............................................................................................ 18
   4.4. TEST, VETO AND OR SIGNALS ............................................................................................................ 18
   4.5. CHANNELS TEST .................................................................................................................................. 19
   4.6. SETTING THE THRESHOLD .................................................................................................................. 19
4.7. SETTING THE OUTPUT PULSE WIDTH ........................................................................................................ 19
4.8. CURRENT SUM SIGNAL .......................................................................................................................... 19
4.9. MAJORITY SETTING ............................................................................................................................... 20

LIST OF FIGURES

FIG. 1.1: MODEL TYPE LABEL (EXAMPLE) ....................................................................................................... 6
FIG. 1.2: BLOCK DIAGRAM ............................................................................................................................ 7
FIG. 2.1: MOD. V 814 FRONT PANEL .................................................................................................................. 10
FIG. 2.2: COMPONENTS LOCATION ............................................................................................................... 13
FIG. 2.3: JUMPERS LOCATION ....................................................................................................................... 14
FIG. 3.1: MODULE IDENTIFIER WORDS ......................................................................................................... 17
FIG. 4.1: CURRENT SUM SIGNAL .................................................................................................................. 20
FIG. 4.2: EXAMPLE OF THREE DAISY CHAINED V814 ................................................................................. 22

LIST OF TABLES

TABLE 1.1: VERSIONS AVAILABLE FOR THE MODEL V814 .......................................................................... 6
TABLE 1.2: TECHNICAL SPECIFICATION TABLE ............................................................................................. 8
TABLE 2.1: POWER REQUIREMENTS ............................................................................................................. 9
TABLE 3.1: ADDRESS MAP .......................................................................................................................... 15
TABLE 4.1: MAJORITY LEVEL SETTING VALUES ............................................................................................ 20
1. General description

1.1. Functional description

The CAEN Model V814 is a 16 CHANNEL LOW THRESHOLD DISCRIMINATOR housed in a single width VME module. The module accepts 16 (either negative or positive) inputs and produces 16 differential ECL outputs with a fan-out of two on four front panel flat cable connectors (a functional block diagram is shown in Fig. 1.2).

Input and output stages are independently organized for each channel. Each channel can be turned on or off via VME by using a mask register (Pattern of Inhibit). The timing stage of the discriminator produces an output pulse whose width is adjustable in a range from 6 to 95 ns via VME.

The discriminator thresholds are individually settable in a range from -1 mV to -255 mV (1 mV step), via VME through an 8-bit DAC, a positive input version (Model V814 P), with the thresholds settable in the 1 mV to 255 mV range, is also available.

VETO and TEST inputs are available on the front panel.

On the front panel a Current Sum output is also available that generates a current proportional to the input multiplicity, i.e. to the number of channels over threshold, at a rate of -1.0 mA per hit (-50 mV per hit into a 50 Ohm load) ±20 %.

A “MAJORITY” output connector provides a NIM signal if the number of input channels over threshold exceeds the MAJORITY programmed value.

The logic OR of discriminator output is available on a front panel connector. The relevant “OR” LED lights up if at least one of the unmasked channels is over threshold.

The module’s operations are completely controlled via software for each channel through the VME bus. The most important are:

- setting the discriminator thresholds (8 bit) from -1 to -255 mV (V814 P: 1÷255 mV).
- setting Pattern of Inhibit; each channel can be turned “ON” or “OFF” by using a mask register.
- setting output width in a range from 6 to 95 ns.
- setting the Majority threshold value.
- common TEST

Several versions of the module are available, please refer to Table 1.1 for details.
Table 1.1: Versions available for the Model V814

<table>
<thead>
<tr>
<th>Version</th>
<th>Number of channels</th>
<th>PAUX connector</th>
<th>Input type</th>
</tr>
</thead>
<tbody>
<tr>
<td>V814 P</td>
<td>16</td>
<td>yes</td>
<td>Positive</td>
</tr>
<tr>
<td>V814 B</td>
<td>16</td>
<td>no</td>
<td>Negative</td>
</tr>
<tr>
<td>V814 PB</td>
<td>16</td>
<td>no</td>
<td>Positive</td>
</tr>
</tbody>
</table>

Fig. 1.1: Model type label (example: V814 B)

1 A label on the printed board soldering side indicates the module’s version (see Fig 1.1); all the versions share the same features except where indicated.

2 The version with the PAUX connector requires the V430 backplane.

3 Models available exclusively on request.
1.2. Block diagram

Fig. 1.2: Block Diagram
# 1.3. Technical specification table

<table>
<thead>
<tr>
<th><strong>Packaging</strong></th>
<th>6U-high, 1U-wide VME unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power requirements</strong></td>
<td>Refer to § 2.2</td>
</tr>
<tr>
<td><strong>Inputs</strong></td>
<td>16 inputs (50 Ω impedance, DC coupling)</td>
</tr>
<tr>
<td><strong>Input voltage range</strong></td>
<td>V814/V814B: -1 mV to -400 mV; V814 P/PB: 1 mV to 400 mV</td>
</tr>
<tr>
<td><strong>Max input frequency</strong></td>
<td>60 MHz (8 ns output pulse width)</td>
</tr>
<tr>
<td><strong>Double pulse resolution</strong></td>
<td>16 ns (8 ns output pulse width)</td>
</tr>
<tr>
<td><strong>Threshold range</strong></td>
<td>V814/V814B: -1 ÷ -255 mV; V814 P/PB: 1 ÷ 255 mV (1 mV step)</td>
</tr>
<tr>
<td><strong>Outputs</strong></td>
<td>16 outputs with a fan-out of two (ECL, 110 Ω impedance)</td>
</tr>
<tr>
<td><strong>Input/output delay</strong></td>
<td>10.5±1.5 ns</td>
</tr>
<tr>
<td><strong>Output width</strong></td>
<td>Programmable from 6±1 ns to 95±7 ns</td>
</tr>
<tr>
<td><strong>Interchannel insulation</strong></td>
<td>54 dB for 2.5 ns rise time input signals</td>
</tr>
<tr>
<td><strong>Control inputs</strong></td>
<td>NIM logic signals, high impedance:</td>
</tr>
<tr>
<td></td>
<td><strong>VETO</strong>: allows vetoing of all channels simultaneously</td>
</tr>
<tr>
<td></td>
<td><strong>TEST</strong>: triggers all the enabled channels at once</td>
</tr>
<tr>
<td><strong>Control outputs</strong></td>
<td><strong>MAJORITY</strong>: standard NIM logic signal, 50 Ω impedance; it indicates if the number of input channels over threshold exceeds the MAJORITY level programmed via VME</td>
</tr>
<tr>
<td></td>
<td><strong>OR</strong>: standard NIM signal, 50 Ω impedance; logic OR of outputs</td>
</tr>
<tr>
<td></td>
<td><strong>Σ</strong>: current proportional to input multiplicity (-1 mA ± 20% per hit), high impedance</td>
</tr>
<tr>
<td><strong>Displays</strong></td>
<td><strong>DTACK</strong>: green LED; lights up at each VME access</td>
</tr>
<tr>
<td></td>
<td><strong>OR</strong>: green LED; it lights up if at least one output signal is present</td>
</tr>
</tbody>
</table>
2. Technical Specifications

2.1. Packaging

The modules are housed in 6U-high 1U-wide VME units.
The Mod. V814/V814 P is provided with P1, P2 and PAUX connectors.
The Mod. V814 B/V814 PB is provided with P1, P2 connectors (NO PAUX).

2.2. Power requirements

The power requirements of the various versions are as follows:

<table>
<thead>
<tr>
<th>Power supply</th>
<th>V814/V814 P</th>
<th>V814 B/V814 PB (no PAUX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ 12 V</td>
<td>100 mA</td>
<td>100 mA</td>
</tr>
<tr>
<td>- 12 V</td>
<td>50 mA</td>
<td>50 mA</td>
</tr>
<tr>
<td>+ 5 V</td>
<td>800 mA</td>
<td>5.1 A</td>
</tr>
<tr>
<td>- 5 V</td>
<td>3.3 A</td>
<td>-</td>
</tr>
</tbody>
</table>
2.3. **Front Panel**

![Mod. V814 front panel](image)

Fig. 2.1: Mod. V 814 front panel
2.4. **External connectors**

The location of the connectors is shown in Fig. 2.1. Their function and electromechanical specifications are listed in the following subsections.

### 2.4.1. INPUT connectors

**INPUT CHANNELS:**

**Mechanical specifications:**
16 LEMO 00 type connectors.

**Electrical specifications:**
- negative polarity, 50 Ohm impedance, DC coupling; ratings: V814: -1÷-400 mV; V814 P: 1÷400 mV; 60 MHz maximum input frequency.

**VETO INPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
- standard NIM logic signal, high impedance, 20 ns minimum FWHM; leading edge of the VETO signal must precede of at least 8 ns the leading edge of the input and overlap completely the input signal; acts on all signals.

**TEST INPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
- standard NIM logic signal, high impedance, 5 ns minimum FWHM, 60 MHz maximum input frequency.

### 2.4.2. OUTPUT connectors

**OUTPUT CHANNELS:**

**Mechanical specifications:**
4 Header 3M 3408-D202 type, 8+8 pin connectors.

**Electrical specifications:**
- Differential ECL level on 110 Ohm impedance; pulse width adjustment from 6±1 ns to 95±7 ns.
- Input/Output delay: 10.5±1.5 ns.

**OR OUTPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
- standard NIM logic signal, 50 Ω impedance.
**Σ OUTPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
current output (-1 mA ± 20% per hit), high impedance.

**MAJORITY OUTPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
standard NIM logic signal, 50 Ω impedance.

## 2.5. Other components

### 2.5.1. Displays

The front panel hosts the following LEDs:

**DTACK**
Type: 1 green LED
Function: VME selected; it lights up during a VME access.

**OR**
Type: 1 green LED
Function: it lights up if at least one output signal is present.

### 2.5.2. Switches

**ROTARY SWITCHES**
Function: they allow to select module’s VME address; please refer to Fig. 2.2 for their setting.

### 2.5.3. Jumpers

**JP1**
Function: it allows to select the Majority logic (Internal, External); please refer to Fig. 2.3 for the jumper location on the V814 board.
Discriminator Ch. 14 - Ch. 15

Discriminator Ch. 12 - Ch. 13

Discriminator Ch. 10 - Ch. 11

Discriminator Ch. 8 - Ch. 9

Discriminator Ch. 6 - Ch. 7

Discriminator Ch. 4 - Ch. 5

Discriminator Ch. 2 - Ch. 3

Discriminator Ch. 0 - Ch. 1

Channels 8 to 14

Flat Cable Connectors A-B

Test

Veto

Channels 0 to 7

Flat Cable Connectors A-B

Component side of the board

Rotary switches for Base Address selection

Base address bit <23 ... 20>

Base address bit <19 ... 16>

Base address bit <31 ... 28>

Base address bit <27 ... 24>

VME P1 connector

Rotary switches for Base Address selection

VME PAUX connector

VME P2 connector

Fig. 2.2: Components location
Fig. 2.3: Jumpers location
3. VME Interface

3.1. Addressing capability

The V814 module works in A24/A32 mode. This implies that the module’s address must be specified in a field of 24 or 32 bits. The address modifiers codes recognized by the module are:

- AM = %39 Standard user data access
- AM = %3D Standard supervisor data access
- AM = %09 Extended user data access
- AM = %0D Extended supervisor data access

The module’s Base address is fixed by 4 Internal rotary switches housed on two piggy-back boards plugged into the main printed circuit board (see Fig. 2.2). The Base address can be selected in the range:

- % 00 0000 <-> % FF 0000 A24 mode
- % 0000 0000 <-> % FFFF 0000 A32 mode

The module’s address lines A09÷A15 are not connected, so their content is meaningless: for example writing to either Base + 104C or Base + 284C the same register is accessed.

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>REGISTER/CONTENT TYPE</th>
<th>TYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base + %00</td>
<td>Threshold register Ch. 0</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %02</td>
<td>Threshold register Ch. 1</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %04</td>
<td>Threshold register Ch. 2</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %06</td>
<td>Threshold register Ch. 3</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %08</td>
<td>Threshold register Ch. 4</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %0A</td>
<td>Threshold register Ch. 5</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %0C</td>
<td>Threshold register Ch. 6</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %0E</td>
<td>Threshold register Ch. 7</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %10</td>
<td>Threshold register Ch. 8</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %12</td>
<td>Threshold register Ch. 9</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %14</td>
<td>Threshold register Ch. 10</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %16</td>
<td>Threshold register Ch. 11</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %18</td>
<td>Threshold register Ch. 12</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %1A</td>
<td>Threshold register Ch. 13</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %1C</td>
<td>Threshold register Ch. 14</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %1E</td>
<td>Threshold register Ch. 15</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %40</td>
<td>Output width register Ch. 0 to 7</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %42</td>
<td>Output width register Ch. 8 to 15</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %48</td>
<td>Majority threshold register</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %4A</td>
<td>Pattern Inhibit register</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %4C</td>
<td>Test pulse register</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %FA</td>
<td>Fixed code</td>
<td>Read only</td>
</tr>
<tr>
<td>Base + %FC</td>
<td>Manufacturer &amp; Module type</td>
<td>Read only</td>
</tr>
<tr>
<td>Base + %FE</td>
<td>Version &amp; Serial number</td>
<td>Read only</td>
</tr>
</tbody>
</table>
3.2. **Geographical address**

The board can be addressed via geographical addressing (i.e. according to its position in the crate, neglecting the rotary switches configuration), by specifying address modifier AM=0x2F. Each slot of the VME crate is identified by the status of the SN5...SN1 lines of the JAUX; for example, the slot #5 will have these lines respectively at 00101 and consequently the module inserted in the slot #5 will have a GEO address set to 00101. The geographical address works in A24 mode only. The complete address in A24 mode for geographical addressing is:

\[
\begin{align*}
A[31:24] & \quad \text{don't care} \\
A[23:19] & \quad \text{GEO} \\
A[18:16] & \quad 0 \\
A[15:0] & \quad \text{offset}
\end{align*}
\]

3.3. **Discriminator threshold**

(Base address + %00 to %1E write only)

These registers contain the discriminator threshold values on 8 bit words. The threshold values can be programmed in a range from -1 mV to -255 mV (Mod. V814 P: 1 to 255 mV) with 1 mV steps, writing an integer number between 0 and 255 into the register; the channel thresholds are individually settable.

3.4. **Pattern of Inhibit**

(Base address + %4A write only)

This register contains the Pattern of Inhibit, a 16 bit word indicating which channels are either enabled or disabled (bit X=1 ⇒ Ch. X enabled…bitX=0 ⇒ Ch. X disabled).

3.5. **Output width Ch. 0 to 7**

(Base address + %40 write only)

This register contains the output pulse width value of the channels 0 through 7 on a 8 bit word. This value can be adjusted in the range from 6 ns to 95 ns, writing an integer number between 0 and 255 into the register. The set value corresponds to the width as follows: 255 leads to a 95 ns pulse duration, 0 leads to a 6 ns pulse duration, with a non-linear relation for intermediate values.

3.6. **Output width Ch. 8 to 15**

(Base address + %42 write only)

This register contains the output pulse width value of the channels 8 through 15 on a 8 bit word. This value can be adjusted in the range from 6 ns to 95 ns, writing an integer number between 0 and 255 into the register. The set value corresponds to the width as follows: 255 leads to a 95 ns pulse duration, 0 leads to a 6 ns pulse duration, with a non-linear relation for intermediate values.
3.7. **Majority threshold**  
(Base address + %48 write only)

This register allows to set the Majority threshold between 1 and 16 for Internal Majority and between 1 and 20 for External Majority writing a proper value in the Base address + %48 (value range: 1 to 244).

The relation to use is the following

$$\text{MAJTHR} = \text{NINT}[\text{MAJLEV} \times 50 - \frac{25}{4}]$$

where NINT is the nearest integer function (allowed values for MAJLEV: 1 to 20) e.g., if the User wants to use a Majority level of 5, the correct MAJTHR value to use is 56.

3.8. **Test pulse**  
(Base address + %4C write only)

A test pulse on all output channels can be generated by performing a write access at Base address + %4C; the test pulse is generated independently from the number written into this register.

3.9. **Module identifier words**  
(Base address + %FA, + %FC, + %FE, read only)

Three words located at the address Base + %FA, + %FC, + %FE of the page are used to identify the module, as shown in Fig. 3.1:

<table>
<thead>
<tr>
<th>Address</th>
<th>Base + % FE</th>
<th>Base + % FC</th>
<th>Base + % FA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Module’s serial number</td>
<td>Module type</td>
<td>% F5 Fixed code</td>
</tr>
<tr>
<td>Manufacturer number</td>
<td>% FA Fixed code</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 3.1: Module Identifier Words

At the address Base + %FA the two particular bytes allow the automatic localization of the module.

For the Mod. V814 the word at the address Base + %FC has the following configuration:

Manufacturer N° = 000010 b  
Type of module = 0001010011

The word located at the address Base + %FE identifies the single module via a serial number, and any change in the hardware (for example the use of faster conversion logic) will be shown by the version number.
4. Principles of operation

4.1. Power ON / Reset status

At power ON the contents of all the module’s registers are not determined. A setting of the registers must be performed before any other operation.

4.2. Enabling/Disabling the channels

The User can enable or disable each of the 16 channels via VME by performing a VME write access at Base address + %4A. A channel is enabled if the corresponding bit of the Pattern of Inhibit is high (e.g., bin. 1111 1111 1111 0011, or hex. FFF3, disables channels 2 and 3 of the discriminator).

4.3. Enabling/Disabling the channels

The User can enable or disable each of the 16 channels via VME by performing a VME write access at Base address + %4A. A channel is enabled if the corresponding bit of the Pattern of Inhibit is high (e.g., bin. 1111 1111 1111 0011, or hex FFF3, disables channels 2 and 3 of the discriminator).

4.4. Test, Veto and Or signals

Some operations can be performed by sending two external NIM signals:

- **TEST**: an input signal sent through this connector triggers all the enabled channels at once. This feature allows to test of the module as well as to generate a pattern of pulses suitable to test any following electronics.

- **VETO**: an input signal sent through this connector allows to veto all channels simultaneously. A veto pulse of width T will inhibit the input channels for a period with a T duration. Its leading edge must precede the input signal leading edge by at least 8 ns and overlap completely the input signal.

Note: TEST and VETO are high impedance inputs and each one is provided with two bridged connectors for daisy chaining; the chain has to be terminated on 50 Ohm on the last module; the same is needed also if one module only is used, whose inputs have thus to be properly matched.
• An OR output connector provides also the logical OR of the output channels. The relevant "OR" LED lights up if at least one of the enabled channels is over threshold.

4.5. Channels test

It is possible to obtain pulses on all channels:

• by sending a NIM pulse through one of the two “TEST” connectors located on the front panel.
• by performing a Write operation at (Base address + %4C).

4.6. Setting the threshold

For each channel of the V814 the discriminator threshold is set up via an 8 bit DAC. The threshold values can be programmed in a range from -1 mV to -255 mV with -1 mV steps (set values: 1 to 255); the V814 P accepts positive pulses, thus the threshold ranges from 1 to 255 mV (step: 1 mV). As in all Constant Fraction Discriminators, these thresholds are to be set above the noise level: they do NOT correspond to the actual level that triggers the discriminator outputs, the latter being a “constant fraction” of the input signals.

In order to write the Threshold for each channel, the User must perform a VME access at (Base address + %00 to %1E).

4.7. Setting the output pulse width

The output pulse width is adjustable on 8 bit from 15 to 250 ns (set values: 0 to 255) and the chosen value is applied to each group of 8 channels each. It can be set at Base address + %40 for channels 0 to 7 and at Base address + %42 for channels 8 to 15. The set value corresponds to the Width as follows: 255 leads to a 250 ns value, 0 leads to a 15 ns value, with a non-linear interpolation for intermediate values.

4.8. Current Sum signal

The front panel also houses the Current Sum (Σ) output connector which provides a current proportional to the input signal multiplicity, i.e. to the number of channels over threshold, at a rate of -1.0 mA per hit (-50 mV per hit into a 50 Ohm load) ±20%.

Note: The Σ output requires a 50 Ohm termination for a correct operation of the Majority logic.
4.9. **Majority setting**

Majority output provides a standard NIM signal if the number of channels over threshold exceeds the programmed majority level (MAJLEV). MAJLEV can be programmed between 1 and 16, writing a proper value (MAJTHR) in the Majority threshold register (see § 3.7); valid values range between 0 and 255. MAJTHR can be calculated in the following way:

$$ MAJTHR = \text{NINT}\left(\frac{\text{MAJLEV} \times 50 - 25}{4}\right) $$

where NINT is the Nearest Integer.

<table>
<thead>
<tr>
<th>MAJLEV</th>
<th>MAJTHR</th>
<th>MAJLEV</th>
<th>MAJTHR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>6</td>
<td>11</td>
<td>131</td>
</tr>
<tr>
<td>2</td>
<td>19</td>
<td>12</td>
<td>144</td>
</tr>
<tr>
<td>3</td>
<td>31</td>
<td>13</td>
<td>156</td>
</tr>
<tr>
<td>4</td>
<td>44</td>
<td>14</td>
<td>169</td>
</tr>
<tr>
<td>5</td>
<td>56</td>
<td>15</td>
<td>181</td>
</tr>
<tr>
<td>6</td>
<td>69</td>
<td>16</td>
<td>194</td>
</tr>
<tr>
<td>7</td>
<td>81</td>
<td>17</td>
<td>206</td>
</tr>
<tr>
<td>8</td>
<td>94</td>
<td>18</td>
<td>219</td>
</tr>
<tr>
<td>9</td>
<td>106</td>
<td>19</td>
<td>231</td>
</tr>
<tr>
<td>10</td>
<td>119</td>
<td>20</td>
<td>244</td>
</tr>
</tbody>
</table>

Table 4.1: Majority Level setting values
The Majority logic can be switched from an "Internal" to an "External" position by means of an internal Jumper (see Fig. 2.3).

- **Internal**: With the jumper on the "Internal" position Majority output provides an active signal if the number of the active channels of the module exceeds the programmed majority level (MAJLEV). In this case valid values of MAJLEV are from 1 to 16.

- **External**: Several modules can be connected in daisy chain via the Σ outputs. In this case, by setting the Jumper to the "External" position, the Majority logic will act on the sum of the Σ outputs of the connected modules. The majority signal will be active if the sum of chained modules active channels exceeds or is equal to the programmed MAJLEV. (An example with three chained modules is shown in Fig. 4.2). The Σ output line must be terminated with 50 Ohm.
Module Number | 1 | 2 | 3
---|---|---|---
Majority State | INT | INT | EXT
Majority Level (MAJLEV) | 2 (referred to internal over th. channel) | 5 (referred to internal over th. channel) | 10 (referred to all chained modules’ over th. channels)
Number of Module’s active Channels | 5 | 4 | 3
Majority Output | ACTIVE (5 > MAJLEV) | NON Active (4 < MAJLEV) | ACTIVE (5+4+3 > MAJLEV)

Fig. 4.2: Example of three daisy chained V814