Technical Information Manual

Revision n. 3
19 March 2009

MOD. V895 series
16 CHANNEL
LEADING EDGE
DISCRIMINATORS

NPO:
00101/97:V895x.MUTx/03
CAEN will repair or replace any product within the guarantee period if the Guarantor declares that the product is defective due to workmanship or materials and has not been caused by mishandling, negligence on behalf of the User, accident or any abnormal conditions or operations.

CAEN declines all responsibility for damages or injuries caused by an improper use of the Modules due to negligence on behalf of the User. It is strongly recommended to read thoroughly the CAEN User's Manual before any kind of operation.

Disposal of the Product

The product must never be dumped in the Municipal Waste. Please check your local regulations for disposal of electronics products.
# TABLE OF CONTENTS

1. **GENERAL DESCRIPTION** ..........................................................................................................................................................................................5
   1.1. FUNCTIONAL DESCRIPTION ..................................................................................................................................................5
   1.2. BLOCK DIAGRAM ...............................................................................................................................................................7
   1.3. TECHNICAL SPECIFICATION TABLE .................................................................................................................................8

2. **TECHNICAL SPECIFICATIONS** .........................................................................................................................................................................10
   2.1. PACKAGING .............................................................................................................................................................................10
   2.2. POWER REQUIREMENTS ..........................................................................................................................................................10
   2.3. FRONT PANEL .........................................................................................................................................................................11
   2.4. EXTERNAL CONNECTORS .....................................................................................................................................................12
       2.4.1. INPUT connectors ..........................................................................................................................................................12
       2.4.2. OUTPUT connectors .....................................................................................................................................................12
   2.5. OTHER COMPONENTS ..........................................................................................................................................................13
       2.5.1. Displays ........................................................................................................................................................................13
       2.5.2. Switches ....................................................................................................................................................................13
       2.5.3. Jumpers ....................................................................................................................................................................13
   2.6. CHARACTERISTIC OF THE SIGNALS ........................................................................................................................................16

3. **VME INTERFACE** ..........................................................................................................................................................................................17
   3.1. ADDRESSING CAPABILITY ....................................................................................................................................................17
   3.2. DISCRIMINATOR THRESHOLDS ................................................................................................................................................18
   3.3. PATTERN OF INHIBIT ...........................................................................................................................................................18
   3.4. OUTPUT WIDTH Ch. 0÷7 ........................................................................................................................................................18
   3.5. OUTPUT WIDTH Ch. 8÷15 ......................................................................................................................................................18
   3.6. MAJORITY THRESHOLD ........................................................................................................................................................18
   3.7. TEST PULSE ...........................................................................................................................................................................19
   3.8. MODULE IDENTIFIER WORDS ................................................................................................................................................19

4. **OPERATING MODES** ......................................................................................................................................................................................20
   4.1. TEST, VETO AND OR SIGNALS .............................................................................................................................................20
   4.2. CHANNEL TEST ....................................................................................................................................................................20
   4.3. THRESHOLD SETTING ............................................................................................................................................................21
   4.4. OUTPUT PULSE WIDTH SETTING ..........................................................................................................................................21
   4.5. UPDATING AND NON-UPDATING MODE SETTING ...........................................................................................................21
   4.6. CURRENT SUM SIGNAL ........................................................................................................................................................23
   4.7. MAJORITY SETTING ...............................................................................................................................................................24
LIST OF FIGURES

FIG. 1.1: MODEL TYPE LABEL (EXAMPLE) ................................................................................................................ 6
FIG. 1.2: BLOCK DIAGRAM .................................................................................................................................... 7
FIG. 2.1: MOD. V895 FRONT PANEL ..................................................................................................................... 11
FIG. 2.2: COMPONENTS LOCATION ....................................................................................................................... 14
FIG. 2.3: JUMPERS LOCATION .............................................................................................................................. 15
FIG. 2.4: VETO SIGNAL ........................................................................................................................................ 16
FIG. 3.1: MODULE IDENTIFIER WORDS ............................................................................................................... 19
FIG. 4.1: V895 UPDATING AND NON-UPDATING MODE ..................................................................................... 22
FIG. 4.2: CURRENT SUM SIGNAL ........................................................................................................................ 23
FIG. 4.3: EXAMPLE OF THREE DAISY CHAINED V895 ...................................................................................... 25

LIST OF TABLES

TABLE 1.1: VERSIONS AVAILABLE FOR THE MODEL V895 .............................................................................. 6
TABLE 1.2: TECHNICAL SPECIFICATION TABLE .............................................................................................. 8
TABLE 2.3: POWER REQUIREMENTS ................................................................................................................... 10
TABLE 3.1: ADDRESS MAP ................................................................................................................................ 17
1. General description

1.1. Functional description

The CAEN Mod. V895 is a 16 CHANNEL LEADING EDGE DISCRIMINATOR housed in a single width VME module. The module accepts 16 negative inputs (positive on request) and produces 16 differential ECL outputs with a fan-out of two on two front panel header connectors (a functional block diagram is shown in Fig. 1.2).

The pulse forming stage of the discriminator produces an output pulse whose width is adjustable in a range from 5 ns to 40 ns via VME.

Each channel can work both in Updating and Non-Updating mode according to on-board jumpers position.

The discriminator thresholds are individually settable in a range from -1 mV to -255 mV (1 mV step), via VME through an 8-bit DAC. The front panel houses also VETO and TEST inputs.

A Current Sum output generates a current proportional to the input multiplicity, i.e. to the number of channels over threshold, at a rate of -1.0 mA per hit ±20 %.

A "MAJORITY" output provides a NIM signal if the number of input channels over threshold exceeds the MAJORITY programmed value.

Several V895 boards can be connected in a daisy chain via the Current Sum output: in this case, by switching the majority logic to "External", it's possible to obtain a Majority signal when the number of active channels in the chained modules exceeds a global Majority level.

An "OR" output on a front panel connector provides a global OR of the output channels. The relevant "OR" LED lights up if at least one of the unmasked channels is over threshold. The module's operations are completely controlled via software for each channel through the VME bus. The most important are:

- Setting of the discriminator thresholds (8 bit data) from -1 to -255 mV.
- Setting pattern of inhibit; each channel can be turned "ON" or "OFF" by using a mask register.
- Setting output width in a range from 5 to 40 ns.
- Setting of the Majority threshold value.
- Common TEST.

Several versions are available, refer to Table 1.1 for details.
Table 1.1: Versions available for the Model V895

<table>
<thead>
<tr>
<th>Version</th>
<th>Number of channels</th>
<th>PAUX connector(^2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>V895(^3)</td>
<td>16</td>
<td>yes</td>
</tr>
<tr>
<td>V895 B</td>
<td>16</td>
<td>no</td>
</tr>
</tbody>
</table>

1 A label on the printed board soldering side indicates the module's version (see Fig 1.1).

2 The version with the PAUX connector requires the V430 backplane.

3 Available exclusively on request.

Fig. 1.1: Model type label (example: V895 B)
1.2. **Block diagram**

![Block Diagram](image)

**Fig. 1.2: Block Diagram**
### 1.3. Technical specification table

Table 1.2: Technical specification table

<table>
<thead>
<tr>
<th>General</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Packaging</td>
<td>6U-high, 1U-wide VME unit</td>
</tr>
<tr>
<td>Power requirements</td>
<td>Refer to § 2.2</td>
</tr>
<tr>
<td>Threshold range</td>
<td>-1 mV to -255 mV (-1 mV step)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Input Signals</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Inputs Channels</td>
<td>16 inputs</td>
</tr>
<tr>
<td></td>
<td>negative polarity</td>
</tr>
<tr>
<td></td>
<td>DC coupling</td>
</tr>
<tr>
<td>Input Impedance</td>
<td>50 Ω</td>
</tr>
<tr>
<td>Reflections</td>
<td>&lt;4% for input pulses of 2 ns rise time</td>
</tr>
<tr>
<td>Input Range</td>
<td>-5 mV ÷ -5 V</td>
</tr>
<tr>
<td>Input Offset</td>
<td>±5 mV</td>
</tr>
<tr>
<td>Max input frequency</td>
<td>140 MHz (Updating mode)</td>
</tr>
<tr>
<td></td>
<td>80 MHz (Non Updating mode)</td>
</tr>
<tr>
<td>Double Pulse Resolution</td>
<td>7 ns (Updating mode)</td>
</tr>
<tr>
<td></td>
<td>12 ns (Non Updating mode)</td>
</tr>
<tr>
<td>Test Input</td>
<td>NIM logic signal</td>
</tr>
<tr>
<td></td>
<td>High impedance</td>
</tr>
<tr>
<td></td>
<td>Min. FWHM: 5 ns</td>
</tr>
<tr>
<td></td>
<td>Max. frequency: 60 MHz</td>
</tr>
<tr>
<td>Veto Input</td>
<td>NIM logic signal</td>
</tr>
<tr>
<td></td>
<td>High impedance</td>
</tr>
<tr>
<td></td>
<td>Min. FWHM: 15 ns</td>
</tr>
</tbody>
</table>
### Output Signals

<table>
<thead>
<tr>
<th>Output</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Outputs</td>
<td>16 ECL outputs with a fan-out of two</td>
</tr>
<tr>
<td>Outputs Impedance</td>
<td>110 Ω</td>
</tr>
<tr>
<td>Output Width</td>
<td>5±1 ns to 40±5 ns FWHM</td>
</tr>
<tr>
<td>Output Rise/Fall Time</td>
<td>&lt;3 ns</td>
</tr>
<tr>
<td>Input/Output Delay</td>
<td>15.5 ± 1.5 ns</td>
</tr>
<tr>
<td>Crosstalk</td>
<td>&lt;47 dB</td>
</tr>
<tr>
<td>Majority Output</td>
<td>NIM logic signal 50 Ω impedance</td>
</tr>
<tr>
<td>Or Output</td>
<td>NIM logic signal 50 Ω impedance Max. frequency: 50 MHz</td>
</tr>
<tr>
<td>Σ Output</td>
<td>-1 mA ± 20% per hit high impedance Max. frequency: 25 MHz</td>
</tr>
</tbody>
</table>
2. Technical Specifications

2.1. Packaging

The Models V895 and V895 B are housed in a 6U-high 1U-wide VME unit. The Mod. V895 is provided with P1, P2 and PAUX connectors. The Mod. V895 B is provided with P1, P2 connectors (NO PAUX).

2.2. Power requirements

The power requirements of the Mod. V895 and Mod. V895 B (NO PAUX) are as follows:

<table>
<thead>
<tr>
<th>Power supply</th>
<th>V895</th>
<th>V895 B</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12 V</td>
<td>110 mA</td>
<td>110 mA</td>
</tr>
<tr>
<td>-12 V</td>
<td>50 mA</td>
<td>50 mA</td>
</tr>
<tr>
<td>+5 V</td>
<td>700 mA</td>
<td>5.5 A</td>
</tr>
<tr>
<td>-5 V</td>
<td>3.5 A</td>
<td>-</td>
</tr>
</tbody>
</table>
2.3. Front panel

Fig. 2.1: Mod. V895 front panel
2.4. **External connectors**

The location of the connectors is shown in Fig. 2.1. Their function and electromechanical specifications are listed in the following subsections.

### 2.4.1. INPUT connectors

**INPUT CHANNELS:**

**Mechanical specifications:**
16 LEMO 00 type connectors.

**Electrical specifications:**
- Negative polarity, 50 Ohm impedance, DC coupling;
- Input range: -5 mV ÷ -5 V;
- Input offset: ±5 mV;
- 140 MHz maximum input frequency.

**VETO INPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
- Standard NIM logic signal, high impedance,
- 15 ns minimum FWHM;
- Leading edge of the VETO signal must precede of at least 8 ns the leading edge of the input and overlap completely the input signal;
- The VETO signal doesn’t act on TEST input.

**TEST INPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
- Standard NIM logic signal, high impedance,
- 5 ns minimum FWHM, 60 MHz maximum input frequency.

### 2.4.2. OUTPUT connectors

**OUTPUT CHANNELS:**

**Mechanical specifications:**
4 Header 3M 3408-D202 type, 8+8 pin connectors.

**Electrical specifications:**
- Differential ECL level on 110 Ohm impedance; pulse width adjustment from 5±1 ns to 40±5 ns FWHM.
- Input/Output delay: 15.5±1.5 ns.

**OR OUTPUT:**

**Mechanical specifications:**
1 LEMO 00 type connectors.

**Electrical specifications:**
- Standard NIM logic signal, 50 Ω impedance;
- 50 MHz maximum input frequency.
Σ OUTPUT:
Mechanical specifications:
1 LEMO 00 type connectors.
Electrical specifications:
current output (-1 mA ± 20% per hit), high impedance; 25 MHz maximum input frequency.

MAJORITY OUTPUT:
Mechanical specifications:
1 LEMO 00 type connectors.
Electrical specifications:
standard NIM logic signal, 50 Ω impedance.

2.5. Other components

2.5.1. Displays

The front panel hosts the following LEDs:

DTACK
Type: 1 green LED
Function: VME selected; it lights up during a VME access.

OR
Type: 1 green LED
Function: it lights up if at least one output signal is present.

2.5.2. Switches

ROTARY SWITCHES
Function: they allow to select module’s base address; please refer to Fig. 2.2 for their setting.

2.5.3. Jumpers

JP1
Function: it allows to select the Majority logic (Internal, External); please refer to Fig. 2.3 for the jumper location on the V895 board.

MODE JUMPERS
16 3-pin jumpers allow to select the channel’s operating mode (updating / non updating); refer to Fig. 2.3 for the jumpers’ location on the V895 board.
Fig. 2.2: Components location
Fig. 2.3: Jumpers location
2.6. **Characteristic of the signals**

**INPUTS**

**Channels:** Negative polarity, 50 Ohm impedance; maximum input frequency:
- 140 MHz (updating)
- 80 MHz (non updating)

DC coupling; input range: -5 mV÷-5 V; input offset: ± 5 mV; reflections: ≤ 4% for 2 ns rise time input signals.

**VETO:** standard NIM logic signal, high impedance, 15 ns minimum FWHM. Leading edge of the VETO signal must precede of at least 8 ns the leading edge of the input and overlap completely the input signal (see Fig. 2.4).

N.B.: the VETO signal doesn't act on TEST input

![Diagram of Veto signal](image)

**TEST:** standard NIM logic signal, high impedance, 5 ns minimum FWHM, 30 MHz maximum input frequency.

**OUTPUTS**

**Outputs:** Differential ECL level on 110 Ohm impedance. Pulse width adjustment: from 5±1 ns to 40±5 ns FWHM. Outputs pulses can be programmed either in Updating or Non-Updating mode (see § 4.5). Output pulse rise/fall time: <3 ns. INPUT-OUTPUT delay: 17.5±1.5 ns.

**OR:** standard NIM logic signal on 50 Ohm; maximum output frequency: 50 MHz; 4 ns rise/fall time.

**CURRENT SUM:** high impedance with rate of -1 mA ± 20% per hit; maximum output frequency: 25 MHz; 8 ns rise/fall time.

**MAJORITY:** standard NIM logic signal on 50 Ohm.
3. **VME Interface**

### 3.1. Addressing capability

The V895 module works in A24/A32 mode. This implies that the module’s address must be specified in a field of 24 or 32 bits. The address modifiers codes recognized by the module are:

- AM = %39 Standard user data access
- AM = %3D Standard supervisor data access
- AM = %09 Extended user data access
- AM = %0D Extended supervisor data access

The module’s Base address is fixed by 4 Internal rotary switches housed on two piggy-back boards plugged into the main printed circuit board (see Fig. 2.2).

The Base address can be selected in the range:

- % 00 0000 <-> % FF 0000  \( \text{A24 mode} \)
- % 0000 0000 <-> % FFFF 0000  \( \text{A32 mode} \)

The module’s address lines A09÷A15 are not connected, so their content is meaningless: for example writing to either Base + 104C or Base + 284C the same register is accessed.

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>REGISTER/CONTENT TYPE</th>
<th>TYPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base + %00</td>
<td>Threshold register Ch. 0</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %02</td>
<td>Threshold register Ch. 1</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %04</td>
<td>Threshold register Ch. 2</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %06</td>
<td>Threshold register Ch. 3</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %08</td>
<td>Threshold register Ch. 4</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %0A</td>
<td>Threshold register Ch. 5</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %0C</td>
<td>Threshold register Ch. 6</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %0E</td>
<td>Threshold register Ch. 7</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %10</td>
<td>Threshold register Ch. 8</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %12</td>
<td>Threshold register Ch. 9</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %14</td>
<td>Threshold register Ch. 10</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %16</td>
<td>Threshold register Ch. 11</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %18</td>
<td>Threshold register Ch. 12</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %1A</td>
<td>Threshold register Ch. 13</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %1C</td>
<td>Threshold register Ch. 14</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %1E</td>
<td>Threshold register Ch. 15</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %40</td>
<td>Output width register Ch. 0 to 7</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %42</td>
<td>Output width register Ch. 8 to 15</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %48</td>
<td>Majority threshold register</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %4A</td>
<td>Pattern Inhibit register</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %4C</td>
<td>Test pulse register</td>
<td>Write only</td>
</tr>
<tr>
<td>Base + %FA</td>
<td>Fixed code</td>
<td></td>
</tr>
<tr>
<td>Base + %FC</td>
<td>Manufacturer &amp; Module type</td>
<td>Read only</td>
</tr>
<tr>
<td>Base + %FE</td>
<td>Version &amp; Serial number</td>
<td>Read only</td>
</tr>
</tbody>
</table>
3.2. **Discriminator thresholds**  
(Base address + %00 to %1E write only)

These registers contain the discriminator thresholds values on 8 bit words. The thresholds values can be programmed in a range from -1 mV to -255 mV with 1 mV steps, writing an integer number between 1 and 255 into the register; the thresholds are individually settable.

3.3. **Pattern of inhibit**  
(Base address + %4A write only)

This register contains the Pattern of Inhibit, a 16 bit word indicating which channels are either enabled or disabled (bit X=1 ⇒ Ch. X enabled…bitX=0 ⇒ Ch. X disabled).

3.4. **Output width Ch. 0÷7**  
(Base address + %40 write only)

This register contains the output pulse width value of the channels 0 through 7 on a 8 bit word. This value can be adjusted in the range from 5 ns to 40 ns, writing an integer number between 0 and 255 into the register. The set value corresponds to the width as follows: 255 leads to a 40 ns pulse duration, 0 leads to a 5 ns pulse duration, with a non-linear relation for intermediate values.

3.5. **Output width Ch. 8÷15**  
(Base address + %42 write only)

This register contains the output pulse width value of the channels 8 through 15 on a 8 bit word. This value can be adjusted in the range from 5 ns to 40 ns, writing an integer number between 0 and 255 into the register. The set value corresponds to the width as follows: 255 leads to a 40 ns pulse duration, 0 leads to a 5 ns pulse duration, with a non-linear relation for intermediate values.

3.6. **Majority threshold**  
(Base address + %48 write only)

This register allows to set the Majority threshold between 1 and 16 for Internal Majority and between 1 and 20 for External Majority writing a proper value in the Base address + %48 (value range: 1÷244). The Majority threshold can be calculated in the following way:

\[ \text{MAJTHR} = \text{NINT}\left(\frac{\text{MAJLEV} \times 50 - 25}{4}\right) \]

where \( \text{NINT} \) is the nearest integer function (allowed values for MAJLEV: 1 to 20) e.g.: if the desired Majority level is 5, the correct MAJTHR value to use is 56 (see also § 4.7).
3.7. **Test pulse**  
(Base address + %4C write only)

A test pulse on all output channels can be generated by performing a write access at Base address + %4C; the test pulse is generated independently from the number written into this register.

3.8. **Module identifier words**  
(Base address + %FA, + %FC, + %FE, read only)

Three words located at the Base address + %FA, + %FC, + %FE of the page are used to identify the module, as shown in Fig. 3.1:

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Address</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FC</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FC</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Base + %FA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Table: Module Identifier Words](image)

The word located at the address Base + %FE identifies the single module via a serial number, and any change in the hardware will be shown by the version number.

For the Mod. V895 the word at the address Base + %FC has the following configuration:

Manufacturer N° = 000010 b  
Type of module = 0001010100
4. Operating Modes

4.1. Test, Veto and Or signals

Some operations can be performed sending two external NIM signals:

- **TEST**: an input signal sent through this connector triggers all the enabled channels at once. This feature allows to check the module as well as to generate a pattern of pulses suitable to test any following electronics.

- **VETO**: (see Fig.2.1) an input signal sent through this connector allows to inhibit all channels simultaneously. Its leading edge must precede the input signal leading edge by at least 8 ns and overlap completely the input signal. It doesn’t act on TEST input.

  **Note**: TEST and VETO are high impedance inputs and each one is provided with two bridged connectors for daisy chaining (the chain has to be terminated on 50 Ohm on the last module)

- An **OR** output connector provides also the logical OR of the output channels. The relevant "OR" LED lights up if at least one of the enabled channels is over threshold.

4.2. Channel test

It is possible to test all channels in the following ways:

- sending a NIM pulse through one of the two "TEST" connectors located on the front panel.

- performing a write access to the + %4C base address (see § 3.8).
4.3. Threshold setting

Each V895 channel is provided with an 8 bit DAC to set the threshold. The threshold value can be programmed in a range from -1 mV to -255 mV with 1 mV steps (valid values: 1÷255).

Threshold for each channel can be set performing a write access to the Base addresses + %00 ÷ + %1E (see § 3.2).

4.4. Output pulse width setting

The output pulse width is adjustable from 5 to 40 ns. Two width values can be programmed: one for channels 0 through 7 and one for channels 8 through 15. Chosen value is set performing a write access to the following registers (see § 3.4 and § 3.5):

Base + %40 sets output width for channels 0 to 7
Base + %42 sets output width for channels 8 to 15

Valid data for the 8 bit registers are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Pulse Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>5 ns</td>
</tr>
<tr>
<td>...</td>
<td></td>
</tr>
<tr>
<td>255</td>
<td>40 ns</td>
</tr>
</tbody>
</table>

with a non-linear relation for intermediate values.

4.5. Updating and Non-Updating mode setting

Each channel of V895 may provide an Updated (retriggerable) or a Non-Updated (not retriggerable) output. Output mode selection is performed, individually for each channel, via jumpers as shown in Fig 2.2.

**Non-Updating output mode:** an input pulse over threshold occurring at \( t_1 \) (event 1 in fig. 4.1) sets the channel output active for the programmed duration \( T \) (\( T=5÷40 \text{ ns} \), see § 3.4). Any event over threshold occurring at \( t \), with \( t_1 < t < t_1 + T \), will be ignored.

**Updating output mode:** input pulse over threshold occurring at \( t_1 \) (event 1 in fig. 4.1) sets output active for the programmed duration \( T \) (\( T=5÷40 \text{ ns} \), see § 3.4). Any input event over threshold for \( t_1 < t < t_1 + T \), will restart the pulse forming stage forcing the output to active value until instant \( t_1 + T \).
Fig. 4.1: V895 Updating and Non-Updating mode

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T$</td>
<td>$5 \rightarrow 40$ ns (programmable)</td>
</tr>
<tr>
<td>$T_{\gamma}$</td>
<td>7ns Double Pulse Resolution (updating)</td>
</tr>
<tr>
<td></td>
<td>12ns Double Pulse Resolution (non-updating)</td>
</tr>
</tbody>
</table>
4.6. Current Sum signal

The **Current Sum (Σ)** output connector provides a current proportional to the input signal multiplicity, i.e. to the number of channels over threshold, at a rate of -1.0 mA per hit (-50 mV per hit into a 50 Ohm load) ±20%.

**Note:** The $\Sigma$ output requires a 50 Ohm termination for a correct operation of the Majority logic.

![Diagram of Current Sum signal](image.png)

**Fig. 4.2: Current Sum signal**
4.7. Majority setting

Majority output provides a standard NIM signal if the number of channels over threshold exceeds the programmed majority level (MAJLEV). MAJLEV can be programmed between 1 and 16, writing a proper value (MAJTHR) in the Majority threshold register (see § 3.6); valid values range between 0 and 255. MAJTHR can be calculated in the following way:

\[ \text{MAJTHR} = \text{NINT}\left[\frac{\text{MAJLEV} \times 50 - 25}{4}\right] \]

where NINT is the Nearest Integer.

<table>
<thead>
<tr>
<th>MAJLEV</th>
<th>MAJTHR</th>
<th>MAJLEV</th>
<th>MAJTHR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>6</td>
<td>11</td>
<td>131</td>
</tr>
<tr>
<td>2</td>
<td>19</td>
<td>12</td>
<td>144</td>
</tr>
<tr>
<td>3</td>
<td>31</td>
<td>13</td>
<td>156</td>
</tr>
<tr>
<td>4</td>
<td>44</td>
<td>14</td>
<td>169</td>
</tr>
<tr>
<td>5</td>
<td>56</td>
<td>15</td>
<td>181</td>
</tr>
<tr>
<td>6</td>
<td>69</td>
<td>16</td>
<td>194</td>
</tr>
<tr>
<td>7</td>
<td>81</td>
<td>17</td>
<td>206</td>
</tr>
<tr>
<td>8</td>
<td>94</td>
<td>18</td>
<td>219</td>
</tr>
<tr>
<td>9</td>
<td>106</td>
<td>19</td>
<td>231</td>
</tr>
<tr>
<td>10</td>
<td>119</td>
<td>20</td>
<td>244</td>
</tr>
</tbody>
</table>

Table 4.1: Majority Level setting values

The Majority logic can be switched from an "Internal" to an "External" position by means of an internal Jumper (see Fig. 2.3).

- **Internal**: With the jumper on the "Internal" position Majority output provides an active signal if the number of the active channels of the module exceeds or is equal to the programmed majority level (MAJLEV). In this case valid values of MAJLEV are from 1 to 16

- **External**: Several modules can be connected in daisy chain via the \(\sum\) outputs. In this case, by setting the Jumper to the "External" position, the Majority logic will act on the sum of the \(\sum\) outputs of the connected modules. The majority signal will be active if the sum of chained modules active channels exceeds the programmed MAJLEV. (An example with three chained modules is shown in Fig. 4.3). The \(\sum\) output line must be terminated with 50 Ohm.
Fig. 4.3: Example of three daisy chained V895